

# GF40: 3.3V Oscillators



## Libraries

Name	Process	Form Factor
RGO_GF40_25V33_LP_20C_OSC	LP	Staggered CUP
RGO_GF40_25V33_LP_40C_OSC	LP	Inline CUP

## Summary

The 3.3V Oscillators library provides oscillator I/O cells designed to generate an asynchronous on-chip clock signal with an appropriate external oscillator crystal.

- 32 kHz Real Time Clock Oscillator
- 50 MHz low-power wide-range oscillator
- 100 MHz programmable-wide-range oscillator

This 40nm library is available in both staggered CUP and inline CUP wire bond implementations with a staggered flip chip option.

To design an operational I/O power domain with these cells, an additional library is required – 3.3V Wide-Range GPIO. That library contains an input-only buffer, isolated analog I/O, and a full complement of power cells along with corner and spacer cells to assemble a functional pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

### ESD Protection:

- JEDEC compliant
  - 2kV ESD Human Body Model (HBM)
  - 200V ESD Machine Model (MM)
  - 500V ESD Charge Device Model (CDM)


### Latch-up Immunity:

- JEDEC compliant
  - Tested to I-Test criteria of  $\pm 100\text{mA}$  @  $125^\circ\text{C}$

## Cell Size & Form Factor

- Staggered (pad-limited) –  $132\mu\text{m} \times 180\mu\text{m}$
- Inline (core-limited) –  $240\mu\text{m} \times 92\mu\text{m}$


## OSx\_BI\_032\_12V



### 32kHz RTC Oscillator Features

- Designed to use a 32.768 kHz external crystal
- Optimized for stability, minimum jitter & low power (2.5 $\mu\text{W}$ )
- Characterized with 10pF to 30pF crystal loading capacitors
- Speed-up circuitry for fast startup
- Power-down mode
- Bypass mode
- Operates on core power only (VDD / VSS cells embedded)


## OSx\_BI\_050\_12V



### 50MHz Low-Power Oscillator Features

- Fixed drive strength – low power (0.82mW max)
- Low self-noise – optimized for stability and minimum jitter
- Frequency range –  $\geq 1\text{ MHz}$  to 50 MHz
- Characterized with industry-standard crystals
- Power-down mode
- Bypass mode
- Operates on core power only (VDD / VSS cells embedded)

## OSx\_BI\_100\_33V



### 100MHz Programmable Oscillator Features

- Programmable drive strength – wide frequency range
- Low self-noise – optimized for stability and minimum jitter
- Frequency range –  $\geq 1\text{ MHz}$  to 100 MHz
- Characterized with industry-standard crystals
- Power-down mode
- Forced bypass mode
- DVDD options from 1.5V to 3.3V
- DVDD / DVSS cells embedded

# GF40: 3.3V Oscillators



## Recommended operating conditions

Description	Min	Nom	Max	Units
V <sub>VDD</sub> Core supply voltage	0.90	1.0	1.10	V
	0.99	1.1	1.21	V
	1.08	1.2	1.26	V
	2.97	3.3	3.63	V
V <sub>DVDD</sub> I/O supply voltage	2.70	3.0	3.30	V
	2.52	2.8	3.08	V
	2.25	2.5	2.50	V
	1.62	1.8	1.98	V
	1.35	1.5	1.65	V
T <sub>J</sub> Junction temperature	-40	25	175	°C
V <sub>PAD</sub> Voltage at XI <sup>[1]</sup>	32kHz / 50MHz	0	-	V <sub>VDD</sub> V
	100MHz	0	-	V <sub>DVDD</sub> V

[1] XI can be driven by an external clock.  
XO should never be driven or loaded by anything other than the oscillator crystal.

## Characterization Corners

Nominal VDD	Model	VDD	DVDD <sup>[1]</sup>	Temperature
1.2	FF	+5%	+10%	-40°C
	FFF	+5%	+10%	125°C
	FFF	+5%	+10%	150°C
	FFF	+5%	+10%	175°C
	TT	nominal	nominal	25°C
	SS	-10%	-10%	-40°C
	SS	-10%	-10%	125°C
	SS	-10%	-10%	150°C
	SS	-10%	-10%	175°C
	1.1 / 1.0	FF	+10%	+10%
FFF		+10%	+10%	125°C
FFF		+10%	+10%	150°C
FFF		+10%	+10%	175°C
TT		nominal	nominal	25°C
SS		-10%	-10%	-40°C
SS		-10%	-10%	125°C
SS		-10%	-10%	150°C
SS		-10%	-10%	175°C

[1] DVDD = 1.5, 1.8, 2.5, 2.8, 3.0 and 3.3V

© 2006-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

**Aragio Solutions**  
**2201 K Avenue**  
**Section B Suite 200**  
**Plano, TX 75074-5918**  
**Phone: (972) 516-0999**  
**Fax: (972) 516-0998**  
**Web: <http://www.aragio.com/>**

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America